PLL601-01 Datasheet | Specifications & PDF Download

PLL601-01 Low Phase Noise PLL Clock Multiplier

m o .c U 4 t e FEATURES e h • Full swing CMOS S .

PLL601-12 - Dual Output PLL Clock

m Preliminary PLL601-12 o c . Output PLL Clock with Selectable Odd Multiplier Dual U t4 FEATURES e PIN CONFIGURATION e (Top View) h • Selectable multi

(8 views)

PhaseLink

PLL601-15 - Low Phase Noise PLL Clock Multiplier

m o .c U 4 t e FEATURES e h • Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 20-30MHz crystal or clock. • Reference a • Inte

(8 views)

PhaseLink

PLL601-01 - Low Phase Noise PLL Clock Multiplier

m o .c U 4 t e FEATURES e h • Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 10-27MHz fundamental crystal or • Reference a c

(5 views)

PhaseLink

PLL601-02 - Low Phase Noise PLL Clock Multiplier

FEATURES • • • w • • • • • • • w w Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 10-27MHz crystal or clock. Integr

(4 views)

PLL601-01 Distributor

Since 2006. D4U Semicon. Datasheet4U.com Contact Us Privacy Policy Purchase of parts