Two-PLL Datasheet | Specifications & PDF Download

SL1461SA Wideband PLL FM Demodulator Advance Information DS4049 - 1.2 December 1994 The SL1461SA is a wideband PLL FM demodulator, intended primarily

(10 views)

m o .c U 4 t e FEATURES e h • Full CMOS output swing with 40-mA output drive S output capability. 25-mA drive at TTL level. a t • Advanced, low power,

(10 views)

(8 views)

ZL30402 SONET/SDH Network Element PLL Data Sheet Features • • • • • • • • • Meets requirements of GR-253 for SONET stratum 3 and SONET Minimum Clocks

(8 views)

[AK8152] ‐‐ AK8152 Single PLL Two Output Clock Generator AK8152は1のPLLをしたクロックジェネレータICです。クロックはPLLでしたを、し て２つのからします。にをできますので、なる２つのをす ることがです。PLLのおよびは、I2

(8 views)

® MT9041 Multiple Output Trunk PLL Advance Information Features • Provides T1 and E1 clocks, and ST-BUS/GCI framing signals locked to an input refer

(8 views)

CY25402/CY25422/CY25482 Two-PLL Programmable Clock Generator with Spread Spectrum Two-PLL Programmable Clock Generator with Spread Spectrum Features

(8 views)

Features • Supports requirements of ITU-T G.8262 for Synchronous Ethernet Equipment Slave Clocks (EEC option 1 and 2) • Supports requirements of Telco

(8 views)

(7 views)

m o .c U 4 t e FEATURES e h • Full CMOS output swing with 40-mA output drive S output capability. 25-mA drive at TTL level. a t • Advanced, low power,

(7 views)

FEATURES • • • • • • • • w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-m

(7 views)

Features • Supports output wander and jitter generation specifications for GR-253-CORE OC-3 and G.813 STM-1 SONET/SDH interfaces • Accepts two input r

(7 views)

(6 views)

Preliminary Information SP5848 SP5848 2.2/1.3GHz 3-Wire Bus Dual Low Phase Noise PLL Preliminary Information DS5076 Issue 1.6 October 1999 Features

(6 views)

Preliminary Information SP5848 SP5848 2.2/1.3GHz 3-Wire Bus Dual Low Phase Noise PLL Preliminary Information DS5076 Issue 1.6 October 1999 Features

(6 views)

ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs

(6 views)

FEATURES • • • • • • • • w• w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, s

(6 views)

CY25402/CY25422/CY25482 Two-PLL Programmable Clock Generator with Spread Spectrum Two-PLL Programmable Clock Generator with Spread Spectrum Features

(6 views)

(5 views)

SP5748 2.4GHz Very Low Phase Noise PLL Advance Information DS4875 - 1.3 November 1998 The SP5748 is a single chip frequency synthesiser designed for

(5 views)