TAGS

📁 Related Datasheet

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04 Low-power dual inverter Rev. 6 — 17 September 2015 Product data sheet 1. General description The 74AUP2G04 provides two inverting buffers..

74AUP2G04-Q100 - Low-power dual inverter (nexperia)
74AUP2G04-Q100 Low-power dual inverter Rev. 3 — 31 January 2022 Product data sheet 1. General description The 74AUP2G04-Q100 is a dual inverter. Sch.

74AUP2G06 - DUAL INVERTERS (Diodes)
ADVANCED INFORMATION 74AUP2G06 DUAL INVERTERS WITH OPEN DRAIN OUTPUTS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed f.

74AUP2G0604 - Low-power inverting buffer (nexperia)
74AUP2G0604 Low-power inverting buffer with open-drain and inverter Rev. 3 — 31 January 2022 Product data sheet 1. General description The 74AUP2G.

74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
www..com 74AUP2G07 Low-power dual buffer with open-drain output Rev. 02 — 12 June 2007 Product data sheet 1. General description The 74AU.

74AUP2G08 - Low Power Dual 2-Input AND Gate (NXP)
74AUP2G08 Low-power dual 2-input AND gate Rev. 7 — 18 January 2013 Product data sheet 1. General description The 74AUP2G08 provides the dual 2-input.

74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
NEW PRODUCT 74AUP2G125 DUAL 3-STATE BUFFER Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low po.

74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
N E WNPERWO PDRUOC TD U C T Description Pin Assignments 74AUP2G126 DUAL 3-STATE BUFFER The Advanced Ultra Low Power (AUP) CMOS logic family is des.