Datasheet4U Logo Datasheet4U.com

74AUP2G04 - DUAL INVERTERS

Datasheet Summary

Description

The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

The 74AUP2G04 is composed of two inverters with standard push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V.

Features

  • Advanced Ultra Low Power (AUP) CMOS.
  • Supply Voltage Range from 0.8V to 3.6V.
  • ± 4mA Output Drive at 3.0V.
  • Low Static Power Consumption.
  • ICC < 0.9µA.
  • Low Dynamic Power Consumption.
  • CPD = 4pF Typical at 3.6V.
  • Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The Hysteresis is Typically 250mV at VCC = 3.0V.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • ESD Protection per JESD 22.
  • Exceeds 200-.

📥 Download Datasheet

Datasheet preview – 74AUP2G04

Datasheet Details

Part number 74AUP2G04
Manufacturer DIODES
File Size 454.93 KB
Description DUAL INVERTERS
Datasheet download datasheet 74AUP2G04 Datasheet
Additional preview pages of the 74AUP2G04 datasheet.

📁 Similar Datasheet

  • 74AUP2G04 - Low-power dual inverter (NXP)
  • 74AUP2G04 - Low-power dual inverter (nexperia)
  • 74AUP2G04-Q100 - Low-power dual inverter (nexperia)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
  • 74AUP2G02 - Low-power dual 2-input NOR gate (nexperia)
  • 74AUP2G06 - Low-power dual inverter (nexperia)
  • 74AUP2G0604 - Low-power inverting buffer (nexperia)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
Preliminary Datasheet 74AUP2G04 DUAL INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G04 is composed of two inverters with standard push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. The gates perform the positive Boolean function: YA Features  Advanced Ultra Low Power (AUP) CMOS  Supply Voltage Range from 0.8V to 3.6V  ± 4mA Output Drive at 3.0V  Low Static Power Consumption  ICC < 0.9µA  Low Dynamic Power Consumption  CPD = 4pF Typical at 3.
Published: |