logo

74LS107 Datasheet, ETC

74LS107 Datasheet, ETC

74LS107

datasheet Download (Size : 143.69KB)

74LS107 Datasheet

74LS107 flip-flops

dual negative-edge-triggered master-slave j-k flip-flops.

74LS107

datasheet Download (Size : 143.69KB)

74LS107 Datasheet

74LS107 Description

74LS107 Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not di.

Image gallery

74LS107 Page 1 74LS107 Page 2 74LS107 Page 3

TAGS

74LS107
Dual
Negative-Edge-Triggered
Master-Slave
J-K
Flip-Flops
ETC

Manufacturer


ETC

Related datasheet

74LS10

74LS109

74LS109A

74LS11

74LS112

74LS112A

74LS114A

74LS12

74LS121

74LS122

74LS123

74LS125

74LS125A

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts