512m bits ddr sdram wtr.
* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture
*.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 573.52KB)