EDJ1108DJBG - 1G bits DDR3 SDRAM

Datasheet Summary

Features

Double-data-rate architecture: two data transfers per clock cycle.
The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture.
Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL aligns DQ and DQS transitions with CK transi.

Elpida Memory

📥 Download Datasheet

Datasheet Details

Part number	EDJ1108DJBG
Manufacturer	Elpida Memory
File Size	321.34 KB
Description	1G bits DDR3 SDRAM
Datasheet	EDJ1108DJBG Datasheet
Additional preview pages of the EDJ1108DJBG datasheet.

📁 Similar Datasheet

EDJ4208EFBG-L - 64 Meg x 8 x 8 banks DDR3L-RS SDRAM (Micron)
EDJ4216EFBG-L - 32 Meg x 16 x 8 banks DDR3L-RS SDRAM (Micron)

Other Datasheets by Elpida Memory

EDJ1108DBSE - 128M words x 8 bits 1G bits DDR3 SDRAM
EDJ1116DBSE - 64M words x 16 bits 1G bits DDR3 SDRAM
EDJ1116DJBG - 1G bits DDR3 SDRAM
EDJ2108DEBG - 2G bits DDR3 SDRAM
EDJ2116DEBG - 2G bits DDR3 SDRAM
EDJ4204EFBG - 1024M words x 4 bits 4G bits DDR3L SDRAM
EDJ4208EFBG - 512M words x 8 bits 4G bits DDR3L SDRAM
EDJ4216EFBG - 256M words x 16 bits 4G bits DDR3L SDRAM

Full PDF Text Transcription

Click to expand full text

COVER DATA SHEET 1G bits DDR3 SDRAM EDJ1108DJBG (128M words × 8 bits) EDJ1116DJBG (64M words × 16 bits) Specifications • Density: 1G bits • Organization — 16M words × 8 bits × 8 banks (EDJ1108DJBG) — 8M words × 16 bits × 8 banks (EDJ1116DJBG) • Package — 78-ball FBGA (EDJ1108DJBG) — 96-ball FBGA (EDJ1116DJBG) — Lead-free (RoHS compliant) and Halogen-free • Power supply: VDD = 1.5V ± 0.

Published: Oct 13, 2014 |