EDJ1108DBSE - 128M words x 8 bits 1G bits DDR3 SDRAM

Elpida Memory

Key Features

Double-data-rate architecture; two data transfers per clock cycle.
The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture.
Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL aligns DQ and DQS transitions with CK transi.

EDJ1108DBSE 128m words x 8 bits 1g bits ddr3 sdram by Elpida Memory - Datasheet Preview

Datasheet Details

Part number	EDJ1108DBSE
Manufacturer	Elpida Memory
File Size	2.19 MB
Description	128M words x 8 bits 1G bits DDR3 SDRAM
Datasheet	EDJ1108DBSE Datasheet

More Datasheets from Elpida Memory

Part Number	Description
EDJ1108DJBG	1G bits DDR3 SDRAM
EDJ1116DBSE	64M words x 16 bits 1G bits DDR3 SDRAM
EDJ1116DJBG	1G bits DDR3 SDRAM
EDJ2108DEBG	2G bits DDR3 SDRAM
EDJ2116DEBG	2G bits DDR3 SDRAM
EDJ4204EFBG	1024M words x 4 bits 4G bits DDR3L SDRAM
EDJ4208EFBG	512M words x 8 bits 4G bits DDR3L SDRAM
EDJ4216EFBG	256M words x 16 bits 4G bits DDR3L SDRAM

Full PDF Text Transcription for EDJ1108DBSE (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for EDJ1108DBSE. For precise diagrams, tables, and layout, please refer to the original PDF.

DATA SHEET 1G bits DDR3 SDRAM EDJ1108DBSE (128M words × 8 bits) EDJ1116DBSE (64M words × 16 bits) Sp...

View more extracted text

ecifications • Density: 1G bits • Organization  16M words × 8 bits × 8 banks (EDJ1108DBSE)  8M words × 16 bits × 8 banks (EDJ1116DBSE) • Package  78-ball FBGA (EDJ1108DBSE)  96-ball FBGA (EDJ1116DBSE)  Lead-free (RoHS compliant) and Halogen-free • Power supply: VDD, VDDQ = 1.5V ± 0.075V • Data rate  1600Mbps/1333Mbps (max.