Datasheet4U Logo Datasheet4U.com

XRK7933 - INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER

Description

The XRK7933 is a PLL clock driver designed specifically for redundant clock tree designs.

The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs.

📥 Download Datasheet

Datasheet preview – XRK7933

Datasheet Details

Part number XRK7933
Manufacturer Exar (now MaxLinear)
File Size 206.55 KB
Description INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
Datasheet download datasheet XRK7933 Datasheet
Additional preview pages of the XRK7933 datasheet.

📁 Similar Datasheet

Other Datasheets by Exar Corporation
  • XRK7955 - INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
  • XRK7988 - INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
  • XRK79892 - INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
  • XRK799J93 - INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
  • XRK32308 - 3.3V ZERO DELAY BUFFER
  • XRK32309 - LOW-COST 3.3V ZERO DELAY BUFFER
  • XRK32510 - 3.3V PHASE-LOCK LOOP CLOCK DRIVER
  • XRK39351 - 9-OUTPUT PLL CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com xr MARCH 2005 PRELIMINARY XRK7933 REV. P1.0.1 INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER be latched (H). If that CLK is the primary clock, the device will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance. The typical phase bump caused by a failed clock is eliminated. FEATURES GENERAL DESCRIPTION The XRK7933 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 3x, phase aligned clock outputs.
Published: |