Datasheet4U Logo Datasheet4U.com

74F114 Datasheet - Fairchild Semiconductor

Dual JK Negative Edge-Triggered Flip-Flop

74F114 General Description

The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the .

74F114 Datasheet (55.22 KB)

Preview of 74F114 PDF

Datasheet Details

Part number:

74F114

Manufacturer:

Fairchild Semiconductor

File Size:

55.22 KB

Description:

Dual jk negative edge-triggered flip-flop.
74F114 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised August 1999 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks .

📁 Related Datasheet

74F11 Triple 3-Input AND Gate (National Semiconductor)

74F11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74F11 Triple 3-input NAND gate (NXP)

74F11 Triple 3-Input AND Gate (Texas Instruments)

74F112 Dual J-K negative edge-triggered flip-flop (NXP)

74F112 Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)

74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP (Texas Instruments)

74F113 Dual J-K negative edge-triggered flip-flops (NXP)

74F113 Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)

74F10 Triple 3-input NAND gate (NXP)

TAGS

74F114 Dual Negative Edge-Triggered Flip-Flop Fairchild Semiconductor

Image Gallery

74F114 Datasheet Preview Page 2 74F114 Datasheet Preview Page 3

74F114 Distributor