74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

Product Overview

Fairchild Semiconductor

Part number	74LS73
Manufacturer	Fairchild Semiconductor
File Size	53.28 KB
Description	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
Datasheet	74LS73 Datasheet
Additional preview pages of the 74LS73 datasheet.

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

The J and K data is processed by the flip-flops on the falling edge of the clock pulse.

📁 Similar Datasheet

74LS73 - Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS73A - Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
74LS74 - Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)
74LS74 - Dual D-Type Positive-Edge-Triggered Flip-Flop (Texas Instruments)
74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS74A - Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)

Other Datasheets by Fairchild Semiconductor

Published: Apr 23, 2005 |