Datasheet4U Logo Datasheet4U.com

DM74LS374 - Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

This page provides the datasheet information for the DM74LS374, a member of the DM74LS373 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops family.

Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads.

Features

  • s Choice of 8 latches or 8 D-type flip-flops in a single package s 3-STATE bus-driving outputs s Full parallel-access for loading s Buffered control inputs s P-N-P inputs reduce D-C loading on data lines Ordering Code: Order Number DM74LS373WM DM74LS373SJ DM74LS373N DM74LS374WM DM74LS374SJ IDM29901NC Package Number M20B M20D N20A M20B M20D N20A Package.

📥 Download Datasheet

Datasheet preview – DM74LS374

📁 Similar Datasheet

  • DM74LS374 - Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops (National Semiconductor)
  • DM74LS373 - Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops (National Semiconductor)
  • DM74LS375 - 4-Bit Latch (National Semiconductor)
  • DM74LS377 - Octal D Flip-Flop (National Semiconductor)
  • DM74LS379 - Quad Parallel Register (National Semiconductor)
  • DM74LS30 - 8-Input NAND Gate (National Semiconductor)
  • DM74LS32 - Quad 2-Input OR Gates (National Semiconductor)
  • DM74LS323 - 8-Bit Universal Shift Storage Register (National Semiconductor)
  • DM74LS347 - BCD To 7 Segment Decoder / Driver (National)
  • DM74LS365A - Hex TRI-STATE Buffers (National Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops April 1986 Revised March 2000 DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
Published: |