Description
These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.
This very high density process is especially tailored to minimize on-state resistance.
Features
- 100 A, 30 V. RDS(ON) = 0.007 Ω @ VGS=10 V RDS(ON) = 0.010 Ω @ VGS=5 V. Critical DC electrical parameters specified at elevated temperature. Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. High density cell design for extremely low RDS(ON). 175°C maximum junction temperature rating. _________________________________________________________________________________
D
G
S
Absolute Maximum Ratings
Symbol VDSS VGSS ID Parameter Drain-Sou.