Datasheet4U Logo Datasheet4U.com

HMN4M8D - Non-Volatile SRAM MODULE 32Mbit

Description

The HMN4M8D Nonvolatile SRAM is a 33,554,432-bit static RAM organized as 4,194,304 bytes by 8 bits.

Features

  • w Access time : 70, 85, 120, 150 ns w High-density design : 32Mbit Design w Battery internally isolated until power is applied w Industry-standard 40-pin 4,096K x 8 pinout w Unlimited write cycles w Data retention in the absence of VCC w 5-years minimum data retention in absence of power w Automatic write-protection during power-up/power-down cycles w Data is automatically protected during power loss w Industrial temperature operation PIN.

📥 Download Datasheet

Datasheet Details

Part number HMN4M8D
Manufacturer Hanbit Electronics
File Size 198.91 KB
Description Non-Volatile SRAM MODULE 32Mbit
Datasheet download datasheet HMN4M8D Datasheet

📁 Similar Datasheet

  • HMN4013A4 - N-Channel Power MOSFET (HUAHONG)
  • HMN10N65D - 650V GaN Enhancement-mode Power Transistor (H&M Semiconductor)
  • HMN10N65Q - 650V GaN Enhancement-mode Power Transistor (H&M Semiconductor)
  • HMN11N65D - 650V GaN Power Transistor (H&M Semiconductor)
  • HMN12816D - Non-Volatile SRAM MODULE 2Mbit (Hanbit)
  • HMN1288D - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
  • HMN1288DV - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
  • HMN1288J - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
Other Datasheets by Hanbit Electronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HANBit HMN4M8D Non-Volatile SRAM MODULE 32Mbit (4,096K x 8-Bit), 40Pin-DIP, 5V Part No. HMN4M8D GENERAL DESCRIPTION The HMN4M8D Nonvolatile SRAM is a 33,554,432-bit static RAM organized as 4,194,304 bytes by 8 bits. The HMN4M8D has a self-contained lithium energy source provide reliable non-volatility coupled with the unlimited write cycles of standard SRAM and integral control circuitry which constantly monitors the single 5V supply for an out-oftolerance condition. When such a condition occurs, the lithium energy source is automatically switched on to sustain the memory until after VCC returns valid and write protection is unconditionally enabled to prevent garbled data.
Published: |