Datasheet4U Logo Datasheet4U.com

ICS541 - PRELIMINARY INFORMATION PLL Clock Divider

General Description

The ICS541 is a cost effective way to produce a high quality clock output divided from a clock input.

The chip accepts a clock input up to 135 MHz at 3.3 V, and by using proprietary Phase Locked Loop (PLL) techniques, produces a divide by 1, 2, 4, or 8 of the input clock.

Key Features

  • Packaged in 8 pin SOIC.
  • Low cost clock divider.
  • Low skew (500ps) outputs. One is ÷ 2 of other.
  • Easy to use with other generators and buffers.
  • Input clock frequency up to 135 MHz at 3.3 V.
  • Input clock frequency up to 156 MHz at 5.0 V.
  • Tolerant of poor input clock duty cycle, jitter.
  • Output clock duty cycle of 45/55.
  • Power Down turns off chip.
  • Output Enable.
  • Full CMOS clock swings with 25mA drive.

📥 Download Datasheet

Datasheet Details

Part number ICS541
Manufacturer ICST
File Size 77.44 KB
Description PRELIMINARY INFORMATION PLL Clock Divider
Datasheet download datasheet ICS541 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS542 CLOCK DIVIDER IDT
ICS542 CLOCK DIVIDER Renesas
ICS544-01 CLOCK DIVIDER Renesas
ICS548-03 Low Skew Clock Inverter and Divider Integrated Circuit Systems
ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER Integrated Device Technology

Other Datasheets by ICST

Part Number Description
ICS542 Clock Divider
ICS543 PRELIMINARY INFORMATION Clock Divider and 2X Multiplier
ICS548-03 Low Skew Clock Inverter and Divider
ICS548-05A MP3 Audio Clock
ICS552-01A Crystal Oscillator & Multiplier

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com PRELIMINARY INFORMATION ICS541 PLL Clock Divider Description The ICS541 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 135 MHz at 3.3 V, and by using proprietary Phase Locked Loop (PLL) techniques, produces a divide by 1, 2, 4, or 8 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. So, for instance, if an 80 MHz input clock is used, the ICS541 can produce low skew 80 MHz and 40 MHz clocks, or 40 MHz and 20 MHz clocks, or 20 MHz and 10MHz clocks. The chip has an all-chip power down mode that stops the outputs low, and an OE pin that tristates the outputs. The ICS541 is a member of the ICS ClockBlocks™ family of clock building blocks.