Datasheet4U Logo Datasheet4U.com

ICS543 - PRELIMINARY INFORMATION Clock Divider and 2X Multiplier

Description

The ICS543 is a cost effective way to produce a high quality clock output divided from a clock input.

The chip accepts a clock input up to 90 MHz at 5.0 V, and by using proprietary Phase Locked Loop (PLL) techniques, produces a divide by 3, 5, 6, or 10, or a multiply by 2 of the input clock.

Features

  • Packaged in 8 pin SOIC.
  • Low cost clock divider and 2X multiplier.
  • Low skew (500ps) outputs. One is ÷ 2 of other.
  • Easy to use with other generators and buffers.
  • Input clock frequency up to 90 MHz at 5 V.
  • Output clock duty cycle of 45/55.
  • Power Down turns off chip.
  • Output Enable.
  • Full CMOS clock swings with 25 mA drive capability at TTL levels.
  • Advanced, low power CMOS process.
  • Operating voltages o.

📥 Download Datasheet

Datasheet Details

Part number ICS543
Manufacturer ICST
File Size 78.55 KB
Description PRELIMINARY INFORMATION Clock Divider and 2X Multiplier
Datasheet download datasheet ICS543 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS542 CLOCK DIVIDER IDT
ICS542 CLOCK DIVIDER Renesas
ICS544-01 CLOCK DIVIDER Renesas
ICS548-03 Low Skew Clock Inverter and Divider Integrated Circuit Systems
ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER Integrated Device Technology

Other Datasheets by ICST

Part Number Description
ICS541 PRELIMINARY INFORMATION PLL Clock Divider
ICS542 Clock Divider
ICS548-03 Low Skew Clock Inverter and Divider
ICS548-05A MP3 Audio Clock
ICS552-01A Crystal Oscillator & Multiplier

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com PRELIMINARY INFORMATION I C R O C LOC K Description The ICS543 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 90 MHz at 5.0 V, and by using proprietary Phase Locked Loop (PLL) techniques, produces a divide by 3, 5, 6, or 10, or a multiply by 2 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. So, for instance, if an 81 MHz input clock is used, the ICS543 can produce low skew 27 MHz and 13.5 MHz clocks. The chip has an all-chip power down mode that stops the outputs low, and an OE pin that tri-states the outputs. The ICS543 is a member of the ICS ClockBlocks™ family of clock building blocks.
Published: |