ICS542 - Clock Divider

Product Overview

ICST

Part number	ICS542
Manufacturer	ICST
File Size	76.44 KB
Description	Clock Divider
Datasheet	ICS542 Datasheet
Additional preview pages of the ICS542 datasheet.

The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input.

Packaged as 8 pin SOIC.
ICS’ lowest cost clock divider.
Low skew (500ps) outputs. One is ÷ 2 of other.
Easy to use with other generators and buffers.
Input clock frequency up to 156 MHz.
Output clock duty cycle of 45/55.
Power Down turns off chip.
Output Enable.
Advanced, low power CMOS process.
Operating voltages of 3.0 to 5.5 V Block Diagram VDD GND 2 S1, S0 Divider and Selection Circuitry Input Clock.

📁 Similar Datasheet

ICS544-01 - CLOCK DIVIDER (Renesas)
ICS548A-03 - LOW SKEW CLOCK INVERTER AND DIVIDER (Integrated Device Technology)
ICS501 - PLL CLOCK MULTIPLIER (IDT)
ICS501A - PLL CLOCK MULTIPLIER (Renesas)
ICS501B - PLL CLOCK MULTIPLIER (Renesas)
ICS502 - LOCO PLL Clock Multiplier (Integrated Circuit Systems)
ICS503 - LOCO PLL Clock Multiplier (Integrated Circuit Systems)
ICS507-xx - PECL Clock Synthesizer (Integrated Circuit Systems)

Other Datasheets by ICST

Published: Feb 7, 2007 |