Datasheet4U Logo Datasheet4U.com

IS43LR32100C - 512K x 32Bits x 2Banks Mobile DDR SDRAM

Download the IS43LR32100C datasheet PDF. This datasheet also covers the IS46LR32100C variant, as both devices belong to the same 512k x 32bits x 2banks mobile ddr sdram family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS46LR32100C-ISSI.pdf) that lists specifications for multiple related part numbers.

General Description

The IS43/46LR32100C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 524,288 words x 32 bits.

This product uses a double-data-rate architecture to achieve high-speed operation.

Overview

IS43LR32100C IS46LR32100C 512K x 32Bits x 2Banks Mobile DDR SDRAM.

Key Features

  • JEDEC standard 1.8V power supply.
  • Two internal banks for concurrent operation.
  • MRS cycle with address key programs - CAS latency 2, 3 (clock) - Burst length (2, 4, 8, 16) - Burst type (sequential & interleave).
  • Fully differential clock inputs (CK, /CK).
  • All inputs except data & DM are sampled at the rising edge of the system clock.
  • Data I/O transaction on both edges of data strobe.
  • Bidirectional data strobe per byte of data (DQS).