guaranteed low skew 3.3v cmos clock driver/buffer.
− − − − − − − − JEDEC compatible LVTTL level inputs and outputs 10 output, low skew clock signal buffer Monitor output Clock inputs are 5V tolerant Pinout and function c.
The QS532805 clock buffer/driver circuits can be used for clock buffering schemes where low skew is a key parameter. This device offers two banks of 5 non-inverting outputs. The QS532805 incorporates 25 Ω series termination resistors. This clock buff.
Image gallery
TAGS
Download (Size : 109.30KB)