QS5919T - LOW SKEW TTL PLL CLOCK DRIVER

Integrated Device Technology

Datasheet Details

Part number	QS5919T
Manufacturer	Integrated Device Technology
File Size	163.47 KB
Description	LOW SKEW TTL PLL CLOCK DRIVER
Datasheet	QS5919T_IntegratedDeviceTechnology.pdf

The QS5919T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs.

5V operation Low noise TTL level outputs < 350ps output skew, Q0.
Q4 2xQ output, Q outputs, Q output, Q/2 output Outputs 3-state and reset while OE/RST low PLL disable feature for low frequency testing Internal loop filter RC network Functional equivalent to Motorola MC88915 Positive or negative edge synchronization (PE) Balanced drive outputs ±24mA 160MHz maximum frequ.

📁 QS5919T Similar Datasheet

QS5100 - Digital FX LSI (Altonics)
QS518 - Solder Profile and Stencil Design (Spreadtrum)
QS5244 - Low Skew CMOS 8 Bit Buffer / Line Drivers (Quality)
QS54FCT2521T - High Speed CMOS 8-Bit Identity Comparator (QUALITY)
QS54FCT2543T - High-Speed CMOS 8-Bit Bus Interface Latch Transceivers (Quality Semiconductor)
QS54FCT521T - High Speed CMOS 8-Bit Identity Comparator (QUALITY)
QS54FCT543T - High-Speed CMOS 8-Bit Bus Interface Latch Transceivers (Quality Semiconductor)
QS5K2 - MOSFET (Rohm)

Other Datasheets by Integrated Device Technology

Published: Sep 23, 2011 |