Datasheet4U Logo Datasheet4U.com

QS532805 - GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER

General Description

The QS532805 clock buffer/driver circuits can be used for clock buffering schemes where low skew is a key parameter.

This device offers two banks of 5 non-inverting outputs.

The QS532805 incorporates 25 Ω series termination resistors.

Key Features

  • JEDEC compatible LVTTL level inputs and outputs 10 output, low skew clock signal buffer Monitor output Clock inputs are 5V tolerant Pinout and function compatible with QS5805T 25Ω on-chip resistors for low noise Input hysteresis for better noise margin Guaranteed low skew:.
  • 0.7ns output skew.
  • 0.7ns pulse skew.
  • 1ns part-to-part skew Std. , A, and B speed grades (B speed in QSOP package only).

📥 Download Datasheet

Datasheet Details

Part number QS532805
Manufacturer Integrated Device Technology
File Size 109.30 KB
Description GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
Datasheet download datasheet QS532805 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
QS5100 Digital FX LSI Altonics
QS518 Solder Profile and Stencil Design Spreadtrum
QS5244 Low Skew CMOS 8 Bit Buffer / Line Drivers Quality
QS54FCT2521T High Speed CMOS 8-Bit Identity Comparator QUALITY
QS54FCT2543T High-Speed CMOS 8-Bit Bus Interface Latch Transceivers Quality Semiconductor

Other Datasheets by Integrated Device Technology

Part Number Description
QS532805A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
QS532805B GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
QS532806 Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer
QS532806A Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer
QS532807 GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
QS532805/A/B GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER FEATURES: − − − − − − − − JEDEC compatible LVTTL level inputs and outputs 10 output, low skew clock signal buffer Monitor output Clock inputs are 5V tolerant Pinout and function compatible with QS5805T 25Ω on-chip resistors for low noise Input hysteresis for better noise margin Guaranteed low skew: • 0.7ns output skew • 0.7ns pulse skew • 1ns part-to-part skew Std., A, and B speed grades (B speed in QSOP package only) Available in QSOP and SOIC packages QS532805/A/B DESCRIPTION The QS532805 clock buffer/driver circuits can be used for clock buffering schemes where low skew is a key parameter.