Datasheet4U Logo Datasheet4U.com

HCS112MS - Radiation Hardened Dual JK Flip-Flop

General Description

The Intersil HCS112MS is a Radiation Hardened dual JK flip-flop with set and reset.

The output changes state on the negative going transition of the clock pulse.

Set and reset are accomplished asynchronously by a logic low input level.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Oper.

📥 Download Datasheet

More Datasheets from Intersil (now Renesas)

Part Number Description
HCS125MS Radiation Hardened Quad Buffer
HCS138T Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer
HCS190MS Radiation Hardened Synchronous 4-Bit Up/Down Counter
HCS00MS Radiation Hardened Quad 2-Input NAND Gate
HCS02MS Radiation Hardened Quad 2-Input NOR Gate
HCS04MS Radiation Hardened Hex Inverter
HCS05MS Radiation Hardened Hex Inverter with Open Drain
HCS08MS Radiation Hardened Quad 2-Input AND Gate
HCS20MS Radiation Hardened Dual 4-Input NAND Gate
HCS21MS Radiation Hardened Dual 4-Input AND Gate

Full PDF Text Transcription for HCS112MS (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS112MS September 1995 Radiation Hardened Dual JK Flip-Flop Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW CP1 1 KA 2 JA 3 SA 4 QA 5 16 VCC 15 RA 14 RB 13 CPB 12 KB 11 JB 10 SB 9 QB Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.