P5010 QorIQ integrated communication processor
• Two e5500 Power Architecture cores (one on the P5010)
– Each core has a backside 512-Kbyte L2 Cache with ECC
– Three levels of inst.
This chip can be used for combined control, data path, and application layer processing in routers, switches, base stat.
Image gallery
Download