Download SSTU32864 Datasheet PDF
SSTU32864 page 2
Page 2
SSTU32864 page 3
Page 3

SSTU32864 Description

The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation. All clock and data inputs are patible with the JEDEC standard to SSTL_18. The control inputs are LVCMOS.