* Maximum Input Clock Frequency (DFF) > 8 GHz Typical (See Figures 3, 5, 7, 9, and 10)
* Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical (See Figures 4, 6, 8, 9, and 10)
* 210 ps Typical Propagation Delay (OLS = FLOAT)
* 45 ps Typical Rise and Fall Times (OLS =
NBSG53A
162.14 KB
2.5v/3.3v sige selectable differential clock and data d flip-flop/clock divider.
NBSG53A 2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS The NBSG53A is a multi-function dif.
📁 Related Datasheet
NBSG11 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG111 2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver (ON Semiconductor)
NBSG11BA 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG11BAEVB 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG11BAR2 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG11MN 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG11MNR2 2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Outputs (ON)
NBSG14 SiGe Differential 1:4 Clock/Data Driver (ON Semiconductor)
NBSG16 SiGe Differential Receiver/Driver (ON Semiconductor)
NBSG16M 2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer (ON)
TAGS
Image Gallery
