Datasheet4U Logo Datasheet4U.com

NBSG111 - 2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver

Description

The NBSG111 is a 1 to

10 differential clock/data driver.

device is functionally equivalent to the LVEP111 device with much higher bandwidth and lower EMI capabilities.

Features

  • Maximum Input Clock Frequency > 6 GHz Typical.
  • Maximum Input Data Rate > 6 Gb/s Typical.
  • 300 ps Typical Propagation Delay.
  • 60 ps Typical Rise and Fall Times.
  • RSPECL Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V.
  • RSNECL Output with RSNECL or NECL Inputs with Operating Range: VCC = 0 V with VEE =.
  • 2.375 V to.
  • 3.465 V.
  • RSECL Output Level (400 mV Peak.
  • to.
  • Peak Output), Differential O.

📥 Download Datasheet

Datasheet preview – NBSG111

Datasheet Details

Part number NBSG111
Manufacturer ON Semiconductor
File Size 143.81 KB
Description 2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver
Datasheet download datasheet NBSG111 Datasheet
Additional preview pages of the NBSG111 datasheet.

📁 Similar Datasheet

Other Datasheets by ON Semiconductor
  • NBSG11 - 2.5V/3.3V SiGe 1:2 Differential Clock Driver
  • NBSG14 - SiGe Differential 1:4 Clock/Data Driver
  • NBSG16 - SiGe Differential Receiver/Driver
  • NBSG16M - 2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
  • NBSG16VS - 2.5V/3.3V SiGe Differential Receiver/Driver
  • NBSG53A - 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
  • NBSG72A - 2.5V/3.3V SiGe Differential 2 x 2 Crosspoint Switch
  • NBSG86A - 2.5V/3.3V SiGe Differential Smart Gate

Full PDF Text Transcription

Click to expand full text
NBSG111 2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver with RSECL* Outputs *Reduced Swing ECL Description The NBSG111 is a 1−to−10 differential clock/data driver. The device is functionally equivalent to the LVEP111 device with much higher bandwidth and lower EMI capabilities. Inputs incorporate internal 50 W termination resistors (input to VT pad) and accept NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV. The Q[0:9] / Q[0:9] outputs have a differential synchronous enable (EN/EN) pin. The synchronous enable pin is used to avoid a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.
Published: |