Datasheet4U Logo Datasheet4U.com

PLL650-07 - Low COST Network LAN Clock SOURCE

Datasheet Summary

Description

The PLL 650-07 is a low cost, low jitter, and high performance clock synthesizer.

With PhaseLink’s proprietary analog Phase Locked Loop techniques, the chip accepts 25.0 MHz crystal, and produces multiple output clocks for networking chips, and ASICs.

Features

  • w w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-micron CMOS processes. 25MHz fundamental crystal or clock input. 2 outputs fixed at 50MHz, 2 outputs fixed at 25MHz . Zero PPM synthesis error in all clocks. Ideal for Network switches. 3.3V operation. Available in 14-Pin 150mil SOIC. . D at h S a t e e 4U . m o c.

📥 Download Datasheet

Datasheet preview – PLL650-07

Datasheet Details

Part number PLL650-07
Manufacturer PhaseLink
File Size 380.26 KB
Description Low COST Network LAN Clock SOURCE
Datasheet download datasheet PLL650-07 Datasheet
Additional preview pages of the PLL650-07 datasheet.

📁 Similar Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
  • PLL102-109 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
  • PLL102-15 - Low Skew Output Buffer (PhaseLink Corporation)
Other Datasheets by PhaseLink

Full PDF Text Transcription

Click to expand full text
FEATURES • • • • • • • • w w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-micron CMOS processes. 25MHz fundamental crystal or clock input. 2 outputs fixed at 50MHz, 2 outputs fixed at 25MHz . Zero PPM synthesis error in all clocks. Ideal for Network switches. 3.3V operation. Available in 14-Pin 150mil SOIC. .D at h S a t e e 4U . m o c PRELIMINARY PLL650-07 LOW COST Network LAN Clock SOURCE PIN CONFIGURATION XOUT GNDA VDD50M 50MHz GND50M 50MHz VDD25M 1 2 14 13 XIN VDDA NC GND 25MHz GND25M 25MHz PLL 650-07 3 4 5 6 7 12 11 10 9 8 DESCRIPTIONS The PLL 650-07 is a low cost, low jitter, and high performance clock synthesizer.
Published: |