Datasheet4U Logo Datasheet4U.com

PLL102-10 - Low Skew Output Buffer

Datasheet Summary

Description

The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package.

It has two outputs that are synchronized with the input.

Features

  • Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.
  • Zero input - output delay.
  • Less than 700 ps device - device skew.
  • Less than 250 ps skew between outputs. www. DataSheet4U. com.
  • Less than 100 ps cycle - cycle jitter.
  • 2.5V or 3.3V power supply operation.
  • Available in 8-Pin SOIC or MSOP package.
  • PIN.

📥 Download Datasheet

Datasheet preview – PLL102-10

Datasheet Details

Part number PLL102-10
Manufacturer PhaseLink Corporation
File Size 213.29 KB
Description Low Skew Output Buffer
Datasheet download datasheet PLL102-10 Datasheet
Additional preview pages of the PLL102-10 datasheet.

📁 Similar Datasheet

  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1070A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)
  • PLL1720A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
Other Datasheets by PhaseLink Corporation

Full PDF Text Transcription

Click to expand full text
PLL102-10 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs. • Zero input - output delay. • Less than 700 ps device - device skew. • Less than 250 ps skew between outputs. www.DataSheet4U.com • Less than 100 ps cycle - cycle jitter. • 2.5V or 3.3V power supply operation. • Available in 8-Pin SOIC or MSOP package. • • PIN CONFIGURATION REFIN GND CLK1 CLK2 1 8 CLKOUT DNC DNC VDD PLL102-10 2 3 4 7 6 5 DESCRIPTION The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input.
Published: |