PLL102-10 buffer equivalent, low skew output buffer.
Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.
* Zero input - output delay.
.
requiring zero output-output skew, all the outputs must be equally loaded.
www.DataSheet4U.com
If the CLK(1-2) outputs .
Image gallery
Download