Datasheet Details
| Part number | PLL102-108 |
|---|---|
| Manufacturer | PhaseLink Corporation |
| File Size | 198.33 KB |
| Description | Programmable DDR Zero Delay Clock Driver |
| Datasheet |
|
|
|
|
The PLL102-108 is a zero delay buffer that distributes a single-ended clock input to ten pairs of differential clock outputs and one feedback clock output.
Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK_INT.
| Part number | PLL102-108 |
|---|---|
| Manufacturer | PhaseLink Corporation |
| File Size | 198.33 KB |
| Description | Programmable DDR Zero Delay Clock Driver |
| Datasheet |
|
|
|
|
| Part Number | Description | Manufacturer |
|---|---|---|
| PLL1000A | PHASE LOCKED LOOP | Z-Communications |
| PLL1070A | PHASE LOCKED LOOP | Z-Communications |
| PLL1700 | MULTI-CLOCK GENERATOR | Burr-Brown |
| PLL1705 | 3.3-V DUAL PLL MULTICLOCK GENERATOR | Burr-Brown |
| PLL1706 | 3.3-V DUAL PLL MULTICLOCK GENERATOR | Burr-Brown |
| Part Number | Description |
|---|---|
| PLL102-10 | Low Skew Output Buffer |
| PLL102-109 | Programmable DDR Zero Delay Clock Driver |
| PLL102-15 | Low Skew Output Buffer |
| PLL102-03 | Low Skew Output Buffer |
| PLL102-04 | Low Skew Output Buffer |
The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.