PLL102-15 - Low Skew Output Buffer

Product Overview

PhaseLink Corporation

Datasheet Details

Part number	PLL102-15
Manufacturer	PhaseLink Corporation
File Size	141.06 KB
Description	Low Skew Output Buffer
Datasheet	PLL102-15 Datasheet
Additional preview pages of the PLL102-15 datasheet.

Product details

Description

The PLL102 -15 is a high performance, low skew, low jitter zero delay buffer designed to di stribute high speed clocks and is available in 8 -pin SOIC or TSSOP package.

Features

Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference clock to pass to the outputs (up to 33kHz SST modulation).
Zero input - output delay.
Less than 700 ps device - device skew.
Less than 250 ps skew between outputs. www. DataSheet4U. com.
Less than 200 ps cycle - cycle jitter.
Output Enable function tri -state outputs.
3.3V operation.
Available in 8 -Pin 150mil SOIC.

📁 Similar Datasheet

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1070A - PHASE LOCKED LOOP (Z-Communications)
PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

Other Datasheets by PhaseLink Corporation

PLL102-10 - Low Skew Output Buffer
PLL102-108 - Programmable DDR Zero Delay Clock Driver
PLL102-109 - Programmable DDR Zero Delay Clock Driver
PLL102-03 - Low Skew Output Buffer
PLL102-04 - Low Skew Output Buffer
PLL102-05 - Low Skew Output Buffer

Published: Oct 28, 2008 |