PLL102-108 driver equivalent, programmable ddr zero delay clock driver.
PLL clock distribution optimized for Double Data Rate SDRAM application up to 266Mhz.
* Distributes one clock Input to one bank of ten differential outputs.
* Tra.
Image gallery
Download