Datasheet4U Logo Datasheet4U.com

HD74ALVCH16374 - 16-bit D-type Flip Flops

Description

The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot >.

📥 Download Datasheet

Datasheet preview – HD74ALVCH16374

Datasheet Details

Part number HD74ALVCH16374
Manufacturer Renesas
File Size 72.93 KB
Description 16-bit D-type Flip Flops
Datasheet download datasheet HD74ALVCH16374 Datasheet
Additional preview pages of the HD74ALVCH16374 datasheet.

📁 Similar Datasheet

  • HD74ALVCH16374 - 16-bit D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16373 - 16-bit Transparent D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162373 - 16-bit Transparent D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162374 - 16-bit Edge triggered D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16374 16-bit D-type Flip Flops with 3-state Outputs REJ03D0037-0500 Rev.5.00 Jan.20.2005 Description The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |