Datasheet4U Logo Datasheet4U.com

HD74LV373A - Octal D-type Transparent Latches

Description

The HD74LV373A has eight D type latches with three state outputs in a 20 pin package.

When the latch enables input is high, the Q outputs will follow the D inputs.

When the latch enables goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0 V).
  • Typical VOL ground bounce < 0.8 V (@VCC =.

📥 Download Datasheet

Datasheet preview – HD74LV373A

Datasheet Details

Part number HD74LV373A
Manufacturer Renesas
File Size 80.89 KB
Description Octal D-type Transparent Latches
Datasheet download datasheet HD74LV373A Datasheet
Additional preview pages of the HD74LV373A datasheet.

📁 Similar Datasheet

  • HD74LV373A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV374A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV32A - Quad. 2-input OR Gates (Hitachi Semiconductor)
  • HD74LV393A - Dual 4-bit Binary Counters (Hitachi Semiconductor)
  • HD74LV00A - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LV02A - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LV04A - Hex Inverters (Hitachi Semiconductor)
  • HD74LV05A - Hex Inverters with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV06A - Hex Inverter Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV07A - Hex Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV373A Octal D-type Transparent Latches with 3-state Outputs REJ03D0331–0200Z (Previous ADE-205-274 (Z)) Rev.2.00 Jun. 25, 2004 Description The HD74LV373A has eight D type latches with three state outputs in a 20 pin package. When the latch enables input is high, the Q outputs will follow the D inputs. When the latch enables goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.
Published: |