Click to expand full text
KM48S16030
4M x 8Bit x 4 Banks Synchronous DRAM
FEATURES
• JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS Latency (2 & 3) -. Burst Length (1, 2, 4, 8 & full page) -. Burst Type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock. • Burst Read Single-bit Write operation • DQM for masking • Auto & self refresh • 64ms refresh period (4K cycle)
Preliminary CMOS SDRAM
GENERAL DESCRIPTION
The KM48S16030 is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technology.