SI53305 - 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

Datasheet Summary

Description

The Si53305 is an ultra low jitter ten output differential buffer with pin-selectable output clock signal format and individual OE.

Features

10 differential or 20 LVCMOS outputs.
Low output-output skew:.

Silicon Laboratories

📥 Download Datasheet

Datasheet Details

Part number	SI53305
Manufacturer	Silicon Laboratories
File Size	1.65 MB
Description	1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
Datasheet	SI53305 Datasheet
Additional preview pages of the SI53305 datasheet.

📁 Similar Datasheet

Si53305 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53301 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53302 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53303 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53304 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53306 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53307 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si53308 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Si5332 - Any-Frequency Clock Generator (Skyworks)
Si53320 - Low-Jitter LVPECL Fanout Clock Buffers (Skyworks Solutions)

Other Datasheets by Silicon Laboratories

SI5330 - LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI53301 - 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53302 - 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53303 - DUAL 1:5 LOW JITTER BUFFER/LEVEL TRANSLATOR
SI53304 - 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53306 - 1:4 LOW-JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53307 - 2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53308 - DUAL 1:3 LOW-JITTER BUFFER/LEVEL TRANSLATOR

Full PDF Text Transcription

Click to expand full text

Si53305 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE Features  10 differential or 20 LVCMOS outputs Low output-output skew: <70 ps  Ultra-low additive jitter: 45 fs rms  Low propagation delay variation:  Wide frequency range: <400 ps dc to 725 MHz  Independent VDD and VDDO :  Any-format input with pin selectable 1.8/2.5/3.

Published: Mar 4, 2016 |