logo

ZL30406 Datasheet, Zarlink

ZL30406 Datasheet, Zarlink

ZL30406

datasheet Download (Size : 307.93KB)

ZL30406 Datasheet

ZL30406 pll equivalent, sonet/sdh clock multiplier pll.

ZL30406

datasheet Download (Size : 307.93KB)

ZL30406 Datasheet

Features and benefits


*
*
*
* Meets jitter requirements of Telcordia GR-253CORE for OC-48, OC-12, and OC-3 rates Meets jitter requirements of ITU-T G.813 for STM16, STM-4 and S.

Application


*
* SONET/SDH line cards Network Element timing cards LPF C77oEN-A C77oEN-B OC-CLKoEN C77o ,C155o C19o, C38o,.

Description

The ZL30406 is an analog phase-locked loop (APLL) designed to provide rate conversion and jitter attenuation for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment. The ZL30406 generates very low jitter c.

Image gallery

ZL30406 Page 1 ZL30406 Page 2 ZL30406 Page 3

TAGS

ZL30406
SONET
SDH
Clock
Multiplier
PLL
Zarlink

Manufacturer


Zarlink

Related datasheet

ZL30402

ZL30407

ZL30409

ZL30410

ZL30414

ZL30415

ZL30416

ZL30100

ZL30101

ZL30102

ZL30105

ZL30106

ZL30107

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts