Datasheet4U Logo Datasheet4U.com

LP621024D - 128K X 8 BIT CMOS SRAM

Datasheet Summary

Description

The LP621024D is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Features

  • n Single +5V power supply n Access times: 55/70 ns (max. ) n Current: Very low power version: Operating: 70mA (max. ) Standby: 25µA (max. ) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy.

📥 Download Datasheet

Datasheet preview – LP621024D

Datasheet Details

Part number LP621024D
Manufacturer AMIC Technology
File Size 183.98 KB
Description 128K X 8 BIT CMOS SRAM
Datasheet download datasheet LP621024D Datasheet
Additional preview pages of the LP621024D datasheet.
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
LP621024D Series 128K X 8 BIT CMOS SRAM Features n Single +5V power supply n Access times: 55/70 ns (max.) n Current: Very low power version: Operating: 70mA (max.) Standby: 25µA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy application n Data retention voltage: 2V (min.) n Available in 32-pin DIP, SOP TSOP and TSSOP (8 X 13.4mm) packages General Description The LP621024D is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply.
Published: |