Datasheet4U.com

AX125 - Axcelerator Family FPGAs

Product Overview

Actel

📥 Download Datasheet

AX125 Axcelerator Family FPGAs by Actel - Datasheet Preview — Datasheet preview – AX125

Datasheet Details

Part number	AX125
Manufacturer	Actel
File Size	2.40 MB
Description	Axcelerator Family FPGAs
Datasheet	AX125 Datasheet
Additional preview pages of the AX125 datasheet.

Product details

Description

Device Architecture 1-1 Programmable Interconnect Element . 1-2 Embedded Memory 1-4 I/O Logic

Features

Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2.
Registered I/Os.
Hot-Swap Compliant I/Os (except PCI).
Programmable Slew Rate and Drive Strength on Outputs.
Programmable Delay and Weak Pull-Up/Pull-Down Circuits on Inputs Embedded Memory:.
Variable-Aspect 4,608-bit RAM Blocks (x1, x2, x4, x9,.

📁 Similar Datasheet

AX1250ES - 2A Sink/Source Bus Termination Regulator (AXElite)
AX1250S - 1.5A Sink/Source Bus Termination Regulator (AXElite)
AX1201 - 1A Ultra Low Dropout Linear Regulator (AXElite)
AX1202 - 2A Ultra Low Dropout Linear Regulator (Axelite)
AX1203 - 3A Ultra Low Dropout Linear Regulator (AXElite)
AX1204 - 1A Ultra Low Dropout Linear Regulator (AXElite)
AX1205 - 2A Ultra Low Dropout Linear Regulator (AXElite)
AX1209 - 2A LDO Linear Regulator (AXElite)

Other Datasheets by Actel

AX1000 - Axcelerator Family FPGAs

Published: May 5, 2014 |