The AS7C33128PFD32B and AS7C33128PFD36B are high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.
Timing for these devices i
AS7C33128PFD36B Features
* Organization: 131,072 words × 32 or 36 bits
* Fast clock speeds to 200 MHz
* Fast clock to data access: 3.0/3.5/4.0 ns
* Fast OE access time: 3.0/3.5/4.0 ns
* Fully synchronous register-to-register operation
* Double-cycle deselect
* Asynchro
AS7C33128PFD32B_AllianceSemiconductorCorporation.pdf
Datasheet Details
AS7C33128PFD36B, AS7C33128PFD32B
Alliance Semiconductor Corporation
598.32 KB
(as7c33128pfd32b / as7c33128pfd36b) 3.3v 128k x 32/36 pipeline burst synchronous sram.
This datasheet PDF includes multiple part numbers: AS7C33128PFD36B, AS7C33128PFD32B.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
