* JEDEC Standard Compliant
* Power supplies: VDD & VDDQ = 1.35V
* Backward compatible to VDD & VDDQ = 1.5V ±0.075V
* Industrial temperature: TC = -40~95°C
* Supports JEDEC clock jitter specification
* Fully synchronous operation
* Fast clock ra
AS4C128M16D3LA-12BIN Datasheet (2.18 MB)
AS4C128M16D3LA-12BIN
Alliance Semiconductor
2.18 MB
128m x 16 bit ddr3l synchronous dram.
AS4C128M16D3LA-12BIN Revision History 2Gb AS4C128M16D3LA-12BIN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date May. 2016 .
📁 Related Datasheet
AS4C128M16D3LB-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D3LB-12BIN 2G DDR3L (Alliance Semiconductor)
AS4C128M16D3A-12BIN 2Gb Double-Data-Rate-3 DRAM (Alliance Semiconductor)
AS4C128M16D3B-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D2A-25BCN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D2A-25BIN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M8D2 128M x 8 bit DDRII Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D3 1Gb (128M x 8) bit DDR3 Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D3L 1Gb DDR3L (Alliance Semiconductor)
AS4C1259 256K x 1 DRAM (Austin Semiconductor)
