Datasheet4U Logo Datasheet4U.com
13 views

ASM5I9774A Datasheet - Alliance Semiconductor

ASM5I9774A 12-Output Zero Delay Buffer

The ASM5I9774A is a low-voltage high-performance 125MHz PLL-based zero delay buffer designed for highspeed clock distribution applications. When PLL_EN is LOW, PLL is bypassed and the reference clock directly feeds the output dividers. This mode is fully static and the minimum input clock frequency.

ASM5I9774A Features

* Output frequency range: 8.3MHz to 125MHz Input frequency range: 4.2MHz to 62.5MHz 2.5V or 3.3V operation Split 2.5V/3.3V outputs 14 Clock outputs: Drive up to 28 clock lines 2 LVCMOS reference clock inputs 150 pS max output-outp

ASM5I9774A Datasheet (513.59 KB)

Preview of ASM5I9774A PDF
ASM5I9774A Datasheet Preview Page 2 ASM5I9774A Datasheet Preview Page 3

Datasheet Details

Part number:

ASM5I9774A

Manufacturer:

Alliance Semiconductor

File Size:

513.59 KB

Description:

12-output zero delay buffer.

📁 Related Datasheet

ASM5I9772A 12-Output Zero Delay Buffer (Alliance Semiconductor)

ASM5I9773A 12-Output Zero Delay Buffer (Alliance Semiconductor)

ASM5I9775A 14-Output Zero Delay Buffer (Alliance Semiconductor)

ASM5I9350 3.3V 1:10 LVCMOS PLL Clock Generator (Alliance Semiconductor)

ASM5I9351 9-Output Zero Delay Buffer (Alliance Semiconductor)

ASM5I9352 11-Output Zero Delay Buffer (Alliance Semiconductor)

ASM5I961C Low Voltage Zero Delay Buffer (Alliance Semiconductor)

ASM5I961P Low Voltage Zero Delay Buffer (Alliance Semiconductor)

ASM5I9653A 3.3V 1:8 LVCMOS PLL Clock Generator (Alliance Semiconductor)

ASM5I9658 3.3V 1:10 LVCMOS PLL Clock Generator (Alliance Semiconductor)

TAGS

ASM5I9774A 12-Output Zero Delay Buffer Alliance Semiconductor

ASM5I9774A Distributor