* 4 Target Board JTAG Emulator Connector 8 Development Tools 8 Additional Information 9 Related Signal Chains 9 Pin Function Descriptions 10 Address Data Pins as Flags 13 Core Instruction Rate to CLKIN Ratio Modes 13 Address Data Modes 13 Product Specifications 14 Operating Conditions 14 El
ADSP-21266 Datasheet (815.74 KB)
ADSP-21266
815.74 KB
Sharc embedded processor.
SHARC Embedded Processor
ADSP-21261/ADSP-21262/ADSP-21266
SUMMARY
High performance 32-bit/40-bit floating-point processor optimized for high performa.
📁 Related Datasheet
ADSP-21261 - SHARC Embedded Processor
(Analog Devices)
SHARC Embedded Processor
ADSP-21261/ADSP-21262/ADSP-21266
SUMMARY
High performance 32-bit/40-bit floating-point processor optimized for high performa.
ADSP-21262 - SHARC Embedded Processor
(Analog Devices)
SHARC Embedded Processor
ADSP-21261/ADSP-21262/ADSP-21266
SUMMARY
High performance 32-bit/40-bit floating-point processor optimized for high performa.
ADSP-21267 - Preliminary Technical Data
(Analog Devices)
..
Preliminary Technical Data
SUMMARY
High performance 32-bit/40-bit floating point processor optimized for high performance audio p.
ADSP-2100A - DSP Microcomputers
(Analog Devices)
a
DSP Microputers with ROM
ADSP-216x
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture for Three-.
ADSP-2101 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-21020 - 32/40-Bit IEEE Floating-Point DSP Microprocessor
(Analog Devices)
..
a
FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns,.
ADSP-2103 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP-2104 - Low Cost DSP Microcomputers
(Analog Devices)
a
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual D.
