Part number:
ADSP21990
Manufacturer:
File Size:
1.47 MB
Description:
Mixed signal dsp controller.
* ADSP-219x, 16-bit, Fixed Point DSP Core with up to 160 MIPS sustained performance 8K Words of On chip RAM, Configured as 4K Words On chip 24-bit Program RAM and 4K Words On chip 16-bit Data RAM External Memory Interface Dedicated Memory DMA Controller for Data/Instruction Transfer between Internal/E
ADSP21990
1.47 MB
Mixed signal dsp controller.
📁 Related Datasheet
ADSP21991 - Mixed Signal DSP Controller
(Analog Devices)
m o .c U 4 t e e h S a at .D w w w
a
Mixed Signal DSP Controller ADSP-21991
Three Phase 16-Bit Center Based PWM Generation Unit with 12.5 ns Resolut.
ADSP21992 - Mixed Signal DSP Controller
(Analog Devices)
m o .c U 4 t e e h S a at .D w w w
a
Mixed Signal DSP Controller With CAN ADSP-21992
Three Phase 16-Bit Center Based PWM Generation Unit with 12.5 n.
ADSP2191M - DSP Microcomputer
(Analog Devices)
a
PERFORMANCE FEATURES 6.25 ns Instruction Cycle Time, for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy to.
ADSP2192M - DSP Microcomputer
(Analog Devices)
m o .c U 4 t e e h S a at .D w w w
a
DSP Microputer ADSP-2192M
80K Words of On-Chip RAM on P0, Configured as 64K Words On-Chip 16-Bit RAM for Dat.
ADSP2195 - DSP Microcomputer
(Analog Devices)
35(/,0,1$5< 7(&+1,&$/ '$7$
a U 4 t
w w
m o .c
e e Preliminary Technical Data h S a at .D w
ADSP-219x DSP CORE FEATURES 6.25 ns Instruction Cycle Ti.
ADSP2196 - DSP Microcomputer
(Analog Devices)
35(/,0,1$5< 7(&+1,&$/ '$7$
a U 4 t
w w
m o .c
e e Preliminary Technical Data h S a at .D w
ADSP-219x DSP CORE FEATURES 6.25 ns Instruction Cycle Ti.
ADSP2101 - ADSP-2100 Family DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
ADSP2101BP100 - ADSP-2100 Family DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
