AZ100LVEL33 Datasheet - Arizona Microtek

AZ100LVEL33 ECL/PECL / 4 Divider

The AZ10/100LVEL33 is an integrated ÷4 divider. The RESET pin is asynchronous and clears the output (Q Low, Q ¯ High) on the rising edge. Upon power-up, the internal flip-flop will be in a random logic state. RESET allows for the synchronization of multiple LVEL33’s in a system. The LVEL33 provides .

AZ100LVEL33 Features

* PACKAGE Green / RoHS Compliant / Lead (Pb) Free package available Operating Range of 3.0V to 5.5V 470ps Propagation Delay 4.0GHz Toggle Frequency Internal Input Pulldown Resistors Direct Replacement for ON Semiconductor

AZ100LVEL33_ArizonaMicrotek.pdf

AZ100LVEL33 Datasheet Preview — Preview of AZ100LVEL33 PDF

Datasheet Details

Part number:

AZ100LVEL33

Manufacturer:

Arizona Microtek

File Size:

153.83 KB

Description:

Ecl/pecl / 4 divider.

📁 Related Datasheet

AZ100LVEL32 ECL/PECL / 2 Divider (Arizona Microtek)

AZ100LVEL11 ECL/PECL 1:2 Differential Fanout Buffer (Arizona Microtek)

AZ100LVEL16 ECL/PECL Differential Receiver (Arizona Microtek)

AZ100LVEL16VR ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)

AZ100LVEL16VRL ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)

AZ100LVEL16VRLR1 ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)

AZ100LVEL16VRLR2 ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)

AZ100LVEL16VRX ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)

TAGS

AZ100LVEL33 AZ100LVEL33 ECL PECL Divider Arizona Microtek

AZ100LVEL33 Distributor