Datasheet4U Logo Datasheet4U.com

CY28351

Differential Clock Buffer/Driver

CY28351 Features

* Supports 333-MHz and 400-MHz DDR SDRAM

* 60-

* 200-MHz operating frequency

* Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM applications

* Distributes one clock input to ten differential outputs

* External feedback p

CY28351 General Description

This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential outputs levels. This device is a zero delay buffer that distributes a clock input (CLKIN) to ten differential pairs of clock outputs (YT[0:9], YC[0:9]) and one feedback clock output (FBOUT). The clock outputs are i.

CY28351 Datasheet (71.38 KB)

Preview of CY28351 PDF

Datasheet Details

Part number:

CY28351

Manufacturer:

Cypress Semiconductor

File Size:

71.38 KB

Description:

Differential clock buffer/driver.

📁 Related Datasheet

CY28352 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY28354-400 210MHz 24 Output Buffer (Silicon Laboratories)

CY28354-400 210-MHz 24-Output Buffer (Cypress Semiconductor)

CY28358 200-MHz Differential Clock Buffer/Driver (Cypress Semiconductor)

CY28359 273-MHz 6-Output Buffer (Cypress Semiconductor)

CY28301 Frequency Generator for Intel Integrated Chipset (Cypress Semiconductor)

CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs (Cypress)

CY28323 FTG (Cypress Semiconductor)

CY28324 FTG for Intel Pentium 4 CPU and Chipsets (Cypress Semiconductor)

CY28341 Universal Single-Chip Clock Solution (Cypress Semiconductor)

TAGS

CY28351 Differential Clock Buffer Driver Cypress Semiconductor

Image Gallery

CY28351 Datasheet Preview Page 2 CY28351 Datasheet Preview Page 3

CY28351 Distributor