Datasheet4U Logo Datasheet4U.com

CY28352 Datasheet - Cypress Semiconductor

CY28352 - Differential Clock Buffer/Driver

This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential output levels.

This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT.

The clock outputs are co

CY28352 Features

* Supports 333-MHz and 400-MHz DDR SDRAM

* 60-

* 200-MHz operating frequency

* Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM applications

* Distributes one clock input to six differential outputs

* External feedback p

CY28352-CypressSemiconductor.pdf

Preview of CY28352 PDF
CY28352 Datasheet Preview Page 2 CY28352 Datasheet Preview Page 3

Datasheet Details

Part number:

CY28352

Manufacturer:

Cypress Semiconductor

File Size:

113.09 KB

Description:

Differential clock buffer/driver.

📁 Related Datasheet

📌 All Tags