Part number:
CY28358
Manufacturer:
Cypress Semiconductor
File Size:
72.75 KB
Description:
200-mhz differential clock buffer/driver.
CY28358-CypressSemiconductor.pdf
Datasheet Details
This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential output levels.
This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT.
The clock outputs are co
CY28358 Features
* Up to 200 MHz operation
* Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications
* Distributes one clock input to six differential outputs
* External feedback pin FBIN is used to synchronize the outputs to the clock input
* C
CY28358-CypressSemiconductor.pdf
Datasheet Details
CY28358
Cypress Semiconductor
72.75 KB
200-mhz differential clock buffer/driver.
📁 Related Datasheet
📌 All Tags