Datasheet4U Logo Datasheet4U.com

CY28358

200-MHz Differential Clock Buffer/Driver

CY28358 Features

* Up to 200 MHz operation

* Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications

* Distributes one clock input to six differential outputs

* External feedback pin FBIN is used to synchronize the outputs to the clock input

* C

CY28358 General Description

This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential output levels. This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT. The clock outputs are co.

CY28358 Datasheet (72.75 KB)

Preview of CY28358 PDF

Datasheet Details

Part number:

CY28358

Manufacturer:

Cypress Semiconductor

File Size:

72.75 KB

Description:

200-mhz differential clock buffer/driver.

📁 Related Datasheet

CY28351 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY28352 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY28354-400 210MHz 24 Output Buffer (Silicon Laboratories)

CY28354-400 210-MHz 24-Output Buffer (Cypress Semiconductor)

CY28359 273-MHz 6-Output Buffer (Cypress Semiconductor)

CY28301 Frequency Generator for Intel Integrated Chipset (Cypress Semiconductor)

CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs (Cypress)

CY28323 FTG (Cypress Semiconductor)

CY28324 FTG for Intel Pentium 4 CPU and Chipsets (Cypress Semiconductor)

CY28341 Universal Single-Chip Clock Solution (Cypress Semiconductor)

TAGS

CY28358 200-MHz Differential Clock Buffer Driver Cypress Semiconductor

Image Gallery

CY28358 Datasheet Preview Page 2 CY28358 Datasheet Preview Page 3

CY28358 Distributor