* Configurations CY7C1316KV18
* 2 M × 8 CY7C1916KV18
* 2 M × 9 CY7C1318KV18
* 1 M × 18 CY7C1320KV18
* 512 K × 36 18-Mbit density (2 M × 8, 2 M × 9, 1 M × 18, 512 K × 36) 333-MHz clock for high bandwidth Two-word burst for reducing address
CY7C1316KV18 Datasheet (1.45 MB)
CY7C1316KV18
Cypress Semiconductor
1.45 MB
18-mbit ddr ii sram two-word burst architecture.
CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18
18-Mbit DDR II SRAM Two-Word Burst Architecture
18-Mbit DDR II SRAM Two-Word Burst Architect.
📁 Related Datasheet
CY7C1316AV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1316BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1316CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1316JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C131 1K x 8 Dual-Port Static RAM (Cypress Semiconductor)
CY7C1310BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)
CY7C1311AV18 (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
