Datasheet4U Logo Datasheet4U.com

CY7C1347D 128K x 36 Synchronous-Pipelined Cache SRAM

CY7C1347D Description

www.DataSheet4U.com CY7C1347D 128K x 36 Synchronous-Pipelined Cache SRAM .
This Cypress Synchronous Burst SRAM employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology.

CY7C1347D Features

* Fast access times: 2.5 and 3.5 ns
* Fast clock speed: 250, 225, 200, and 166 MHz
* 1.5-ns set-up time and 0.5-ns hold time
* Fast OE access times: 2.5 ns and 3.5 ns
* Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)

CY7C1347D Applications

* JTAG boundary scan
* JEDEC standard pinout

📥 Download Datasheet

Preview of CY7C1347D PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
CY7C1347D
Manufacturer
Cypress Semiconductor
File Size
574.92 KB
Datasheet
CY7C1347D_CypressSemiconductor.pdf
Description
128K x 36 Synchronous-Pipelined Cache SRAM

📁 Related Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

📌 All Tags

128K Synchronous-Pipelined Cache SRAM Cypress Semiconductor
Cypress Semiconductor CY7C1347D-like datasheet