CY7C1354D Datasheet - Cypress Semiconductor

CY7C1354D 9-Mbit (256K x 36) Pipelined SRAM

The CY7C1354D are 3.3 V, 256K × .

CY7C1354D Features

* Pin-compatible and functionally equivalent to ZBT

* Supports 200 MHz bus operations with zero wait states

* Available speed grade is 200 MHz

* Internally self-timed output buffer control to eliminate the need to use asynchronous OE

* Fully registered (inputs and outputs) for pi

Datasheet Details

CY7C1354D

Cypress Semiconductor

1.21 MB

9-mbit (256k x 36) pipelined sram.

📁 Related Datasheet

CY7C1354B 9-Mb (256K x 36/512K x 18) Pipelined SRAM (Cypress Semiconductor)

CY7C1354BV25 256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture (Cypress Semiconductor)

CY7C1354C 9-Mbit (256K x 36/512K x 18) Pipelined SRAM (Cypress Semiconductor)

CY7C1354CV25 9-Mbit (256K x 36/512K x 18) Pipelined SRAM (Cypress Semiconductor)

CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM (Cypress Semiconductor)

CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM (Cypress Semiconductor)

CY7C1351 128Kx36 Flow-Through SRAM (Cypress Semiconductor)

CY7C1351F 4-Mb (128K x 36) Flow-through SRAM (Cypress Semiconductor)

TAGS

CY7C1354D Distributor